

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/701,321	11/04/2003	Joung-Yeal Kim	5649-1169 5300		
20792	7590 03/08/2005		EXAMINER		
	GEL SIBLEY & SAJO	TRAN, ANH Q			
PO BOX 37428 RALEIGH, NC 27627			ART UNIT	PAPER NUMBER	
,			2819		
			DATE MAILED: 03/08/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

					A
		Application	No.	Applicant(s)	
		10/701,321		KIM, JOUNG-YEAL	
Office Action Summary		Examiner		Art Unit	
		Anh Q. Tran		2819	<u> </u>
The MAILIN Period for Reply	G DATE of this communica	tion appears on the c	over sheet with the d	correspondence address	\$
THE MAILING DA - Extensions of time may after SiX (6) MONTHS f - If the period for reply sp - If NO period for reply is - Failure to reply within th Any reply received by th	TATUTORY PERIOD FOR TE OF THIS COMMUNICATION be available under the provisions of 3 from the mailing date of this communication of a specified above is less than thirty (30) dispecified above, the maximum statute e set or extended period for reply will, the Office later than three months after instruent. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, ication. lays, a reply within the statuto ory period will apply and will el, by statute, cause the applica	, however, may a reply be tir ry minimum of thirty.(30) day expire SIX (6) MONTHS from ation to become ABANDONE	mely filed ys will be considered timely. n the mailing date of this commun ED (35 U.S.C.§ 133).	ication.
Status					
1) Responsive	to communication(s) filed	on <u>04 November 200</u>	<u>13</u> .		
2a)☐ This action is	s FINAL. 2b))⊠ This action is nor	n-final.		
3) Since this ap	oplication is in condition for	r allowance except fo	r formal matters, pr	osecution as to the mer	rits is
closed in acc	cordance with the practice	under Ex parte Quay	yle, 1935 C.D. 11, 4	53 O.G. 213.	
Disposition of Claims	5				
4)⊠ Claim(s) <u>1-5</u>	5 is/are pending in the app	olication.			
4a) Of the ab	ove claim(s) is/are	withdrawn from cons	ideration.		
5)⊠ Claim(s) <u>50-</u>	55 is/are allowed.				
6)⊠ Claim(s) <u>1,1</u>	<u>0-13,21-26,30,31,33,34,38</u>	<u>8,39 <i>and 41</i></u> is/are rej	ected.		
7)⊠ Claim(s) <u>2-9</u>	,14-20,27-29,32,35-37,40	and 42-49 is/are obje	ected to.		
8) Claim(s)	are subject to restriction	on and/or election rec	luirement.	·	
Application Papers					
9)☐ The specifica	ation is objected to by the E	Examiner.			
10)⊠ The drawing((s) filed on <u>04 November 2</u>	<u>2003</u> is/are: a)⊠ acc	epted or b) objec	ted to by the Examiner	•
	y not request that any objection				•
Replacement	drawing sheet(s) including th	ne correction is required	I if the drawing(s) is of	bjected to. See 37 CFR 1.	121(d).
11) The oath or o	declaration is objected to b	y the Examiner. Not	e the attached Office	e Action or form PTO-1	52.
Priority under 35 U.S	.C. § 119				
12)⊠ Acknowledgr	ment is made of a claim for	r foreign priority unde	er 35 U.S.C. § 119(a	a)-(d) or (f).	
a)⊠ All b)□	Some * c)☐ None of:				
1.⊠ Certifi	ied copies of the priority do	ocuments have been	received.	•	
2.☐ Certifi	ied copies of the priority do	ocuments have been	received in Applica	tion No	
3.☐ Copie	s of the certified copies of	the priority documer	its have been receiv	∕ed in this National Staç	је
applic	ation from the Internationa	al Bureau (PCT Rule	17.2(a)).		
* See the attack	hed detailed Office action f	for a list of the certific	ed copies not receiv	ed.	
Attachment(s)					
Attachment(s) 1) Notice of References	: Cited (PTO-892)	,	4) Interview Summar	v (PTO-413)	
	on's Patent Drawing Review (PTC		Paper No(s)/Mail [Date	
3) Information Disclosur Paper No(s)/Mail Dat	re Statement(s) (PTO-1449 or PT re	i Orobrooj	5) Notice of Informal 6) Other:	Patent Application (PTO-152	.)

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Application/Control Number: 10/701,321

Art Unit: 2819

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- Claims 1, 10-13, 21-26, 30-31, 33-34, 38-39, 41 are rejected under 35
 U.S.C. 102(e) as being anticipated by Moyal (6,329,840).
 Moyal shows:
- 1. A buffer circuit comprising:

an output terminal (124, Fig. 7);

a pull-up transistor (M17) connected between the output terminal and a supply voltage (connected-to-132), wherein-the-pull-up-transistor-pulls-the-output-terminal-up-to-the supply voltage responsive to a pull-up control signal (CNT1);

a pull-down transistor (M18) connected between the output terminal and a reference voltage (connected to 134), wherein the pull-down transistor pulls the output terminal down to the reference voltage responsive to a pull-down control signal (CNT2);

a first logic gate (128a) configured to generate the pull-up control signal at a first output node responsive to a control signal (TRI-STATE+) and a data signal (A-), and

Art Unit: 2819

wherein the first logic gate includes a plurality of serially connected transistors (M1-M2) in an electrical path between the supply voltage and the first output node; and

a second logic gate (128b) configured to generate the pull-down control signal at a second output node responsive to the data signal and an inverse of the control signal (TRI-STATE-) and wherein the second logic gate includes a plurality of serially connected transistors (M9-M10) in a path between the supply voltage and the second output node;

wherein the number of serially connected transistors in the path between the supply voltage and the first output node is equivalent to the number of serially connected transistors in the path between the supply voltage and the second output node.

- 10. A buffer circuit according to Claim 1 wherein the reference voltage comprises a ground voltage (ground, col. 5, line 2).
- 11. A buffer circuit according to Claim 1 wherein the first logic gate comprises a NAND-gate-(M1-M6)-and-wherein-the-second-logic-gate-comprises-a-NOR-gate-(M9-M14).
- 12. A buffer circuit according to Claim 1 wherein the plurality of serially connected transistors in the path between the supply voltage and the first output node are PMOS transistors, and wherein the plurality of serially connected transistors in the path between the supply voltage and the second output node are PMOS transistors (col. 4, lines 26-67).
- 13. An output buffer comprising:

Application/Control Number: 10/701,321

Art Unit: 2819

an output terminal (124, Fig. 7);

a pull-up transistor (M17) connected between the output terminal and a supply voltage, wherein the pull-up transistor pulls the output terminal up to the supply voltage responsive to a pull-up control signal (CNT1);

a pull-down transistor (M18) connected between the output terminal and a reference voltage, wherein the pull-down transistor pulls the output terminal down to the reference voltage responsive to a pull-down control signal;

a first logic gate (128a) configured to generate the pull-up control signal at a first output node responsive to a control signal (TRI-STATE+) and a data signal (A-), and wherein the first logic gate includes a plurality of serially connected transistors (M3-M4) in a path between the first output node and the reference voltage; and

a second logic gate (128b) configured to generate the pull-down control signal at a second output node responsive to the data signal and an inverse (TRI-STATE-) of the control signal and wherein the second logic gate includes a plurality of serially connected-transistors-(M11-M12)-in-a-path-between-the-second-output-node-and-the-reference voltage;

wherein the number of serially connected transistors in the path between the first output node and the reference voltage is equivalent to the number of Serially connected transistors in the path between the second output node and the reference voltage.

22. A buffer circuit according to Claim 13 wherein the reference voltage comprises a ground voltage (ground, col. 5, line 2).

Application/Control Number: 10/701,321 Page 5

Art Unit: 2819

23. A buffer circuit according to Claim 13 wherein the first logic gate comprises a NAND gate (M1-M6) and wherein the second logic gate comprises a NOR gate (M9-M14).

- 24. A buffer circuit according to Claim 13 wherein the plurality of serially connected transistors in the path between the supply voltage and the first output node are NMOS transistors, and wherein the plurality of serially connected transistors in the path between the supply voltage and the second output node are NMOS transistors (col. 4, lines 26-67).
- 25. A buffer circuit comprising:

an output terminal (124);

a pull-up transistor (M17) connected between the output terminal and a supply voltage (VCC), wherein the pull-up transistor pulls the output terminal up to the supply voltage responsive to a pull-up control signal (CNT1);

a pull-down transistor (M18) connected between the output terminal and a reference voltage-(VSS), wherein the pull-down transistor pulls the output terminal down to the reference voltage responsive to a pull-down control signal (CNT2);

a first logic gate (128a) configured to generate the pull-up control signal at a first output node responsive to a control signal (TRI-STATE+) and a data signal (A-), and wherein the first logic gate includes first (M2) and second transistors (M5) connected in parallel between the supply voltage and the first output node and third (M3) and fourth transistors (M8) connected in parallel between the first output node and the reference voltage; and

Application/Control Number: 10/701,321 Page 6

Art Unit: 2819

a second logic gate (128b) configured to generate the pull-down control signal at a second output node responsive to the data signal and an inverse of the control signal.

- 26. A buffer circuit according to Claim 25 wherein the first and second transistors comprises PMOS transistors and wherein the third and fourth transistors comprise NMOS transistors (col. 4).
- 30. A buffer circuit according to Claim 25 wherein the second logic gate includes fifth (M10) and sixth transistors (M13) connected in parallel between the supply voltage and the second output node and seventh (M11) and eighth transistors (M14) connected in parallel between the second output node and the reference voltage.
- 31. A buffer circuit according to Claim 30 wherein first and second and fifth and sixth transistors comprise PMOS transistors, and wherein the third and fourth and seventh and eighth transistors comprise NMOS transistors (col. 4).

The limitations of claims 33-34, 38-39, 41 are rejected as above.

Allowable Subject Matter

- 3. Claims 2-9, 14-20, 27-29, 32, 35-37, 40, 42-49-are-objected to as-being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
 - 4. Claims 50-55 are allowed.
- 5. The following is an examiner's statement of reasons for allowance: elements are connected as claimed.

Application/Control Number: 10/701,321

Art Unit: 2819

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh Q. Tran whose telephone number is 571-272-1813. The examiner can normally be reached on M-TH (7:00-5:30) Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Status-information-for-unpublished-applications-is-available-through-Private-PAIR-only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ANH Q.TRAN PRIMARY EXAMINER Page 7

3/3/05